

# IRF244, IRF245, IRF246, IRF247

14A and 13A, 275V and 250V, 0.28 and 0.34 Ohm, N-Channel Power MOSFETs

January 1998

#### **Features**

- 14A and 13A, 275V and 250V
- $r_{DS(ON)}$  = 0.28 $\Omega$  and 0.34 $\Omega$
- Single Pulse Avalanche Energy Rated
- · SOA is Power Dissipation Limited
- · Nanosecond Switching Speeds
- Linear Transfer Characteristics
- · High Input Impedance
- 275V, 250V DC Rated 120V AC Line System Operation
- · Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

## Ordering Information

PART NUMBER	PACKAGE	BRAND
IRF244	TO-204AA	IRF244
IRF245	TO-204AA	IRF245
IRF246	TO-204AA	IRF246
IRF247	TO-204AA	IRF247


NOTE: When ordering, include the entire part number.

## Description

These are N-Channel enhancement mode silicon gate power field effect transistors. They are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.


Formerly developmental type TA17423.

## Symbol



# **Packaging**

**JEDEC TO-204AA** 



## IRF244, IRF245, IRF246, IRF247

Absolute Maximum Ratings $T_C = 25^{\circ}$ C, Unless Otherwise Specified           IRF244         IRF245         IRF246         IRF247         UNITS           Drain to Source Voltage (Note 1) $V_{DS}$ 250         250         275         275         V           Drain to Gate Voltage (R <sub>GS</sub> = 20kΩ) (Note 1) $V_{DGR}$ 250         250         275         275         V           Continuous Drain Current         ID         14         13         14         13         A           T <sub>C</sub> = 100°C         ID         8.8         8.0         8.8         8.0         A           Pulsed Drain Current (Note 3)         IDM         56         52         56         52         A           Gate to Source Voltage $V_{GS}$ ±20         ±20         ±20         ±20         V					
	IRF244	IRF245	IRF246	IRF247	UNITS
Drain to Source Voltage (Note 1)	250	250	275	275	V
Drain to Gate Voltage ( $R_{GS} = 20k\Omega$ ) (Note 1) $V_{DGR}$	250	250	275	275	V
Continuous Drain CurrentID	14	13	14	13	Α
$T_C = 100^{\circ}C \dots I_D$	8.8	8.0	8.8	8.0	Α
Pulsed Drain Current (Note 3)	56	52	56	52	Α
Gate to Source VoltageVGS	±20	±20	±20	±20	V
Maximum Power DissipationPD	125	125	125	125	W
Linear Derating Factor	1.0	1.0	1.0	1.0	W/oC
Single Pulse Avalanche Energy Rating (Note 4) EAS	550	550	550	550	mJ
Operating and Storage Temperature T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	-55 to 150	-55 to 150	-55 to 150	оС
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from case for 10s	300 260	300 260	300 260	300 260	°C °C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $T_J = 25^{\circ}C$  to  $125^{\circ}C$ .

#### **Electrical Specifications** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		TYP	MAX	UNITS
Drain to Source Breakdown Voltage IRF244, IRF245	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA (Figure 10)		-	-	V
IRF246, IRF247	1			-	-	V
Gate to Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 250 \mu A$	2.0	-	4.0	V
Zero-Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Rated BV <sub>DSS</sub> , V <sub>GS</sub> = 0V	-	-	25	μΑ
		$V_{DS}$ = 0.8 x Rated BV <sub>DSS</sub> , $V_{GS}$ = 0V, T <sub>J</sub> = 125°C	-	-	250	μА
On-State Drain Current (Note 2) IRF244, IRF246	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON) \times} r_{DS(ON)MAX}, V_{GS} = 10V$		-	-	А
IRF245, IRF247	1		13	-	-	Α
Gate to Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±20V	-	-	±100	nA
Drain to Source On-State Resistance (Note 2) IRF244, IRF246	r <sub>DS(ON)</sub>	$V_{GS} = 10V$ , $I_{D} = 8A$ , (Figures 8, 9) $V_{DS} \ge 50V$ , $I_{D} = 8A$ , (Figure 12)		0.20	0.28	Ω
IRF245, IRF247	1			0.24	0.34	Ω
Forward Transconductance (Note 2)	9fs			10	-	S
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD}=125 \text{V, I}_{D}\approx 14 \text{A, R}_{G}=9.1 \Omega, \text{ R}_{L}=8.9 \Omega$ (Figures 17, 18) MOSFET Switching Times are Essentially Independent of Operating Temperature		16	24	ns
Rise Time	t <sub>r</sub>			67	100	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>			53	80	ns
Fall Time	t <sub>f</sub>			49	74	ns
Total Gate Charge (Gate to Source + Gate to Drain)	Q <sub>g(TOT)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 14A, V <sub>DS</sub> = 0.8 x Rated BV <sub>DSS</sub> , I <sub>g(REF)</sub> = 1.5mA, (Figures 14, 19, 20) Gate Charge is Essentially Independent of Operating Temperature		39	59	nC
Gate to Source Charge	Q <sub>gs</sub>			6.6	-	nC
Gate to Drain "Miller" Charge	Q <sub>gd</sub>			20	-	nC

# IRF244, IRF245, IRF246, IRF247

# **Electrical Specifications** $T_C = 25^{\circ}C$ , Unless Otherwise Specified (Continued)


PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz (Figure 11)		-	1300	-	pF
Output Capacitance	Coss			-	320	-	pF
Reverse-Transfer Capacitance	C <sub>RSS</sub>			-	69	-	pF
Internal Drain Inductance	L <sub>D</sub>	Measured Between the Contact Screw on the Flange that is Closer to Source and Gate Pins and the Center of Die	Internal Devices	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured From The Source Lead, 6mm (0.25in) From the Flange and the Source Bonding Pad	G G Ls	-	12.5	-	nH
Junction to Case	$R_{ heta JC}$			-	-	1.0	°C/W
Junction to Ambient	$R_{\theta JA}$	Free Air Operation		-	-	30	°C/W

### **Source to Drain Diode Specifications**


PARAMETER	SYMBOL	TEST CONDITIONS			TYP	MAX	UNITS
Continuous Source to Drain Current	I <sub>SD</sub>	Modified MOSFET	<b>Q</b> D	-	-	14	Α
Pulse Source to Drain Current (Note 3)	I <sub>SM</sub>	Symbol Showing the Integral Reverse P-N Junction Diode	G S S	-	-	56	A
Source to Drain Diode Voltage (Note 2)	V <sub>SD</sub>	$T_J = 25^{\circ}C$ , $I_{SD} = 14A$ , $V_{GS} = 0V$ (Figure 13)			-	1.8	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = 25^{o}C$ , $I_{SD} = 14A$ , $dI_{SD}/dt = 100A/\mu s$			300	640	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = 25^{\circ}C$ , $I_{SD} = 14A$ ,	1.6	3.4	7.2	μС	
Forward Turn-On Time	tON	Intrinsic Turn-On Time Speed is Substantially	-	-	-	-	

#### NOTES:

- 2. Pulse test: pulse width  $\leq 300\mu s$ , duty cycle  $\leq 2\%$ .
- 3. Repetitive rating: pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).
- 4.  $V_{DD}$  = 50V, starting  $T_J$  = 25°C, L = 4.5mH,  $R_G$  = 25 $\Omega$ , peak  $I_{AS}$  = 14A. See Figures 15, 16.



## Typical Performance Curves Unless Otherwise Specified (Continued)







FIGURE 6. SATURATION CHARACTERISTICS

FIGURE 7. TRANSFER CHARACTERISTICS







FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT

FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE







FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE

FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

# Typical Performance Curves Unless Otherwise Specified (Continued)






FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT

FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE




FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

## Test Circuits and Waveforms




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 17. SWITCHING TIME TEST CIRCUIT




FIGURE 18. RESISTIVE SWITCHING WAVEFORMS




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORMS